


First half 2022 (Supplementary)

Q4(b) Design SR Latch using any MOS design style.

Clocked NOR based SR latch



(Draw complex ckt)

Q4(a) Explain 4 bit CLA adder with its carry eqn. Draw MODL


4 bit CLA ckt.

$$\bar{C}_1 = \overline{G_0 + P_0 C_i} \quad \bar{C}_2 = \overline{G_1 + P_1 G_0 + P_1 P_0 C_i}$$

$$\bar{C}_3 = \overline{G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_i}$$


$$\bar{C}_4 = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_i}$$

MODL ckt



Q ① ② Explain basic Manchester carry ckt with suitable diagram.


A_i	B_i	$P_i = A_i \oplus B_i$	$G_i = A_i B_i$	$K_i = \overline{A_i + B_i}$
0	0	0	0	1
0	1	1	0	0
1	0	1	0	0
1	1	0	1	0



Switch now for the carry-out equation.

(Draw ckt for 4 bits)

Q ⑤ ③



↑
Draw MOSFET for 1

NOR ckt

